# RENESAS

## DATASHEET

## ISL54058

Ultra Low ON-Resistance, Low-Voltage, Single Supply, Dual 4 to 1 Analog Multiplexer

FN6380 Rev 0.00 Sep 29, 2006

The Intersil ISL54058 device contains precision, bidirectional, analog switches configured as a dual 4-channel multiplexer/demultiplexer, designed to operate from a single +1.6V to +3.6V supply.

ON resistance is  $0.41\Omega$  with a +3V supply and  $0.61\Omega$  with a single +1.8V supply. Each switch can handle rail to rail analog signals. The off-leakage current is only 4nA max at +25°C or 40nA max at +85°C with a +3.3V supply.

All digital inputs are 1.8V logic-compatible when using a single +3V supply.

The ISL54058 is a dual 4 to 1 multiplexer device that is offered in a 16 Ld 2.6x1.8x0.5mm  $\mu TQFN$  package.

Table 1 summarizes the performance of this family.

	ISL54058
Configuration	Dual 4:1 Mux
3V R <sub>ON</sub>	0.41Ω
3V t <sub>RANS</sub>	29ns
1.8V R <sub>ON</sub>	0.61Ω
1.8V t <sub>RANS</sub>	34ns
Packages	16 Ld 2.6x1.8x0.5mm μTQFN

## **Related Literature**

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- Application Note AN557 "Recommended Test Procedures for Analog Switches"

## **Ordering Information**

PART NUMBER (NOTE)	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL54058IRUZ-T	GAC	-40 to +85	16 Ld Thin $\mu QFN$ Tape and Reel (Pb-free)	L16.2.6x1.8A

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C.

## Features


- · Pb-Free Plus Anneal Available (RoHS Compliant)
- ON Resistance (R<sub>ON</sub>)
  - V+ = +3.0V ..... 0.41Ω
- V+ = +1.8V ...... 0.61Ω
  R<sub>ON</sub> Matching Between Channels...... 0.09Ω

- Break-Before-Make
- High Current Handling Capacity (300mA Continuous)
- + Available in 16 Ld 2.6x1.8x0.5mm  $\mu TQFN$
- 1.8V CMOS-Logic Compatible (+3V Supply)

### Applications

- Battery Powered, Handheld, and Portable Equipment
  - Cellular/Mobile Phones
  - Pagers
  - Laptops, Notebooks, Palmtops
- · Portable Test and Measurement
- Medical Equipment
- Audio and Video Switching

## Pinouts (Note 1)



#### NOTE:

1. 2.6mmx1.8mmx0.5mm

## Truth Table

	ISL54058							
ADDA1	ADDA0	ADDB1	ADDB0	SWITCH ON				
0	0	Х	Х	A0				
0	1	Х	Х	A1				
1	0	Х	Х	A2				
1	1	Х	Х	A3				
Х	Х	0	0	B0				
Х	Х	0	1	B1				
х	Х	1	0	B2				
Х	Х	1	1	B3				

NOTE: Logic "0"  ${\leq}0.5V.$  Logic "1"  ${\geq}1.4V,$  with a 3V supply. X = Don't Care.

## **Pin Descriptions**

	-
PIN	FUNCTION
V+	System Power Supply Input (1.6V to 3.6V)
GND	Ground Connection
COMA	Analog Switch Channel A Output
COMB	Analog Switch Channel B Output
A0-A3	Analog Switch Channel A Input
B0-B3	Analog Switch Channel B Input
ADDAx	Address Input Pin
ADDBx	Address Input Pin



#### **Absolute Maximum Ratings**

V+ to GND
Input Voltages
Ax, Bx, ADDx (Note 2)0.3 to (V+) + 0.3V
Output Voltages
COMx (Note 2)
Continuous Current NO or COM
Peak Current NO or COM
(Pulsed 1ms, 10% Duty Cycle, Max) ±500mA
ESD Rating
HBM
MM >300V
CDM

#### **Thermal Information**

Thermal Resistance (Typical, Note 3)	θ <sub>JA</sub> (°C/W)
μTQFN Package	
Maximum Junction Temperature (Plastic Package).	+150°C
Maximum Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature (Soldering 10s)	+300°C
(Lead Tips Only)	

#### **Operating Conditions**

Temperature Range	
ISL54058IRUZ	-40°C to +85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

2. Signals on Ax, Bx, COMx, ADDx exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.

3.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

PARAMETER	TEST CONDITIONS		(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS		11			
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, R <sub>ON</sub>	V+ = 2.7V, $I_{COM}$ = 100mA, $V_{Ax \text{ or }} V_{Bx}$ = 0V to V+	25	-	0.43	0.75	Ω
	(See Figure 4)	Full	-	-	0.8	Ω
R <sub>ON</sub> Matching Between Channels,	V+ = 2.7V, $I_{COM}$ = 100mA, $V_{Ax \text{ or }} V_{Bx}$ = Voltage at max	25	-	0.09	0.2	Ω
ΔR <sub>ON</sub>	R <sub>ON (</sub> Note 6)	Full	-	-	0.2	Ω
R <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	V+ = 2.7V, I <sub>COM</sub> = 100mA, V <sub>Ax or</sub> V <sub>Bx</sub> = 0V t0 V+	25	-	0.07	0.15	Ω
	(Note 7)	Full	-	-	0.15	Ω
Ax or Bx OFF Leakage Current,	V+ = 3.3V, V <sub>COM</sub> = 0.3V, 3V, V <sub>Ax or</sub> V <sub>Bx</sub> = 3V, 0.3V	25	-4	-	4	nA
I <sub>Ax(OFF)</sub> or I <sub>Bx(OFF)</sub>		Full	-40	-	40	nA
COM ON Leakage Current,	V+ = 3.3V, V <sub>COM</sub> = V <sub>Ax or</sub> V <sub>Bx</sub> = 0.3V, 3V	25	-8	-	8	nA
ICOM(ON)		Full	-60	-	60	nA
DIGITAL INPUT CHARACTERISTI	CS				·	
Input Voltage High, VINH, VADDH		Full	1.4	-	-	V
Input Voltage Low, V <sub>INL</sub> , V <sub>ADDL</sub>		Full	-	-	0.5	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub> , I <sub>ADDH</sub> , I <sub>ADDL</sub>	V+ = 3.3V, V <sub>INH</sub> = V <sub>ADD</sub> = 0V or V+	Full	-0.5	-	0.5	μA
DYNAMIC CHARACTERISTICS			<u>+</u>			
Address Transition Time, t <sub>TRANS</sub>	V+ = 2.7V, $V_{Ax \text{ or }} V_{Bx}$ = 1.5V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF	25	-	29	-	ns
	(See Figure )		-	40	-	ns
Break-Before-Make Time, t <sub>BBM</sub>	V+ = 3.3V, $V_{Ax \text{ or }} V_{Bx}$ = 1.5V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF	25	-	4	-	ns
	(See Figure 2)		-	1	-	ns
Ax or Bx OFF Capacitance, C <sub>OFF</sub>	f = 1MHz, $V_{Ax \text{ or }} V_{Bx} = V_{COM} = 0V$ (See Figure 6)	25	-	44	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub>	f = 1MHz, $V_{Ax \text{ or }} V_{Bx} = V_{COM} = 0V$ (See Figure 6)	25	-	201	-	pF
OFF Isolation	$R_L$ = 50 $\Omega$ , $C_L$ = 35pF, f = 100kHz (See Figures 3 and 5)	25	-	65	-	dB
Crosstalk (Note 9)		25	-	-100	-	dB

**Electrical Specifications: 3V Supply** Test Conditions:  $V_{SUPPLY}$  = +2.7V to +3.3V, GND = 0V,  $V_{INH}$  = 1.4V,  $V_{INL}$  = 0.5V (Note 4, 8),



#### **Electrical Specifications: 3V Supply**

Test Conditions:  $V_{SUPPLY}$  = +2.7V to +3.3V, GND = 0V,  $V_{INH}$  = 1.4V,  $V_{INL}$  = 0.5V (Note 4, 8), Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS		(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS
POWER SUPPLY CHARACTERIST	rics					
Power Supply Range		Full	1.6		3.6	V
Positive Supply Current, I+	V+ = 3.3V, V <sub>INH</sub> , V <sub>ADD</sub> = 0V or V+, Switch On or Off	25	-	-	0.05	μA
		Full	-	-	1.1	μA


NOTES:

- 4.  $V_{IN}$  = Input voltage to perform proper function.
- 5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 6. R<sub>ON</sub> matching between channels is calculated by subtracting the channel with the highest max R<sub>ON</sub> value from the channel with lowest max R<sub>ON</sub> value.
- 7. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range.
- 8. Parts are 100% tested at +25°C. Limits across the full temperature range are guaranteed by design and correlation.
- 9. Between any two switches.


## **Electrical Specifications: 1.8V Supply** Test Conditions: V+ = +1.8V, GND = 0V, V<sub>INH</sub> = 1V, V<sub>INL</sub> = 0.4V (Note 4, 8), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS		MIN (NOTE 5)	ТҮР	MAX (NOTE 5)	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, R <sub>ON</sub>	V+ = 1.8V, I <sub>COM</sub> = 10.0mA, V <sub>Ax or</sub> V <sub>Bx</sub> = 1.0V	25	-	0.61	0.85	Ω
	(See Figure 4)	Full	-	-	0.9	Ω
R <sub>ON</sub> Matching Between Channels,	V+ = 1.8V, I <sub>COM</sub> = 10.0mA, V <sub>Ax or</sub> V <sub>Bx</sub> = 1.0V (Note 6)	25	-	0.11	-	Ω
ΔR <sub>ON</sub> )		Full	-	0.12	-	Ω
R <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	V+ = 1.8V, I <sub>COM</sub> = 10.0mA, V <sub>Ax or</sub> V <sub>Bx</sub> = 0V, 0.9V, 1.6V	25	-	0.19	-	Ω
	(Note 7)		-	0.19	-	Ω
DIGITAL INPUT CHARACTERISTI	CS					
Input Voltage High, V <sub>INH</sub> , V <sub>ADDH</sub>		Full	1	-	-	V
Input Voltage Low, VINL, VADDL		Full	-	-	0.4	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub> , I <sub>ADDH</sub> , I <sub>ADDL</sub>	V+ = 1.8V, V <sub>INH</sub> , V <sub>ADD</sub> = 0V or V+	Full	-0.5	-	0.5	μA
DYNAMIC CHARACTERISTICS						
Address Transition Time, t <sub>TRANS</sub>	V+ = 1.8V, $V_{Ax \text{ or }} V_{Bx}$ = 1.0V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF(See	25	-	34	-	ns
	Figure 1)		-	44	-	ns
Break-Before-Make Time, t <sub>BBM</sub>	V+ = 1.8V, $V_{Ax \text{ or}} V_{Bx}$ = 1.0V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF (See Figure 2)	25	-	9	-	ns

### **Test Circuits and Waveforms**



Logic input waveform is inverted for switches that have the opposite logic sense.



Repeat test for other switches. CL includes fixture and stray capacitance. R

$$V_{OUT} = V_{(NO \text{ or } NC)} \frac{\kappa_L}{R_L + R_{(ON)}}$$

FIGURE 1B. ADDRESS tTRANS TEST CIRCUIT

#### FIGURE 1A. ADDRESS tTRANS MEASUREMENT POINTS





FIGURE 2A. t<sub>BBM</sub> MEASUREMENT POINTS



Repeat test for other switches. CL includes fixture and stray capacitance.

FIGURE 2B. tBBM TEST CIRCUIT



**FIGURE 1. SWITCHING TIMES** 

#### Test Circuits and Waveforms (Continued)




FIGURE 3. OFF ISOLATION TEST CIRCUIT




FIGURE 5. CROSSTALK TEST CIRCUIT

## **Detailed Description**

The ISL54058 analog switches offer precise switching capability from a single 1.6V to 3.6V supply with low on-resistance (0.41 $\Omega$ ) and high speed operation (t<sub>RANS</sub> = 29ns). The device is especially well suited to portable battery powered equipment thanks to the low operating supply voltage (1.6V), low power consumption (0.17 $\mu$ W), low leakage currents (60nA max), and the tiny  $\mu$ TQFN package. The ultra low on-resistance and R<sub>ON</sub> flatness provide very low insertion loss and distortion to applications that require signal reproduction.

### Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (see Figure 7). To prevent forward biasing these diodes, V+ must be




FIGURE 4. RON TEST CIRCUIT





FIGURE 6. CAPACITANCE TEST CIRCUIT

applied before any input signals, and the input signal voltages must remain between V+ and GND.







If these conditions cannot be guaranteed, then precautions must be implemented to prohibit the current and voltage at the logic pin and signal pins from exceeding the maximum ratings of the switch. The following two methods can be used to provided additional protection to limit the current in the event that the voltage at a signal pin or logic pin goes below ground or above the V+ rail.

Logic inputs can be protected by adding a  $1k\Omega$  resistor in series with the logic input (see Figure 7). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low  $R_{ON}$  switch. Connecting schottky diodes to the signal pins as shown in Figure 7 will shunt the fault current to the supply or to ground thereby protecting the switch. These schottky diodes must be sized to handle the expected fault current.

#### **Power-Supply Considerations**

The ISL54058 construction is typical of most CMOS analog switches, in that they have two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 4V maximum supply voltage, the ISL54058 4.7V maximum supply voltage provides plenty of room for the 10% tolerance of 3.6V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 1.6V but the part will operate with a supply below 1.5V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance* curves for details.

V+ and GND power the internal logic (thus setting the digital switching point) and level shifters. The level shifters convert the logic levels to switched V+ and V- signals to drive the analog switch gate terminals.

#### Logic-Level Thresholds

This device is 1.8V CMOS compatible (0.5V and 1.4V) over a supply range of 2.7V to 3.6V. At 2.7V the V<sub>IL</sub> level is about 0.54V. This is still above the 1.8V CMOS guaranteed low output maximum level of 0.5V but noise margin is reduced.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

#### High-Frequency Performance

In 50 $\Omega$  systems, signal response is reasonably flat even past 10MHz with a -3dB bandwidth of 70MHz (see Figure 12). The frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feed through from a switch's input to its output. Off Isolation is the resistance to this feed through, while Crosstalk indicates the amount of feed through from one switch to another. Figure 11 details the high Off Isolation and Crosstalk rejection provided by this family. At 100kHz, Off Isolation is about 65dB in 50 $\Omega$  systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease Off Isolation and Crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.


#### Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.


Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and V+ or GND.



## Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified












FIGURE 9. ON RESISTANCE vs SWITCH VOLTAGE



#### Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified (Continued)



Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND

#### TRANSISTOR COUNT:

228

PROCESS:

Submicron CMOS

© Copyright Intersil Americas LLC 2006. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


FN6380 Rev 0.00 Sep 29, 2006




## Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)













BOTTOM VIEW





#### L16.2.6x1.8A

16 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

	I				
SYMBOL	MIN	NOMINAL	MAX	NOTES	
А	0.45	0.50	0.55	-	
A1	-	-	0.05	-	
A3		0.127 REF		-	
b	0.15	0.20	0.25	5	
D	2.55	2.60	2.65	-	
E	1.75	1.80	1.85	-	
е		0.40 BSC		-	
L	0.35	0.40	0.45	-	
L1	0.45	0.50	0.55	-	
Ν		16	16		
Nd		4	3		
Ne		4	3		
θ	0	-	12	4	

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.

Rev. 4 8/06

- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on D and E side, respectively.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Maximum package warpage is 0.05mm.
- 8. Maximum allowable burrs is 0.076mm in all directions.
- 9. JEDEC Reference MO-255.
- 10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

