## **DATASHEET**

# **Description**

The 9DBU0631 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCle family. The device has 6 output enables for clock management and 3 selectable SMBus addresses.

## Recommended Application

1.5V PCIe Gen1-2-3 Zero Delay/Fanout Buffer (ZDB/FOB)

## **Output Features**

• 6 - 1-167MHz Low-Power (LP) HCSL DIF pairs


# **Key Specifications**

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew <60ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- DIF bypass mode additive phase jitter is <300fs rms for PCle Gen3
- DIF bypass mode additive phase jitter <350fs rms for 12k-20MHz

#### Features/Benefits


- LP-HCSL outputs; save 12 resistors compared to standard HCSL outputs
- 46mW typical power consumption in PLL mode; eliminates thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05 and 1.5V; maximum power savings
- Spread Spectrum (SS) compatible; allows SS for EMI reduction
- OE# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- SMBus-selectable features; optimize signal integrity to application
  - · slew rate for each output
  - · differential output amplitude
- Pin/SMBus selectable PLL bandwidth and PLL Bypass; optimize PLL to application
- Outputs blocked until PLL is locked; clean system start-up
- Device contains default configuration; SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Three selectable SMBus addresses; multiple devices can easily share an SMBus segment
- Space saving 40-pin 5x5mm VFQFPN; minimal board space

# **Block Diagram**



1

# **Pin Configuration**



#### 40-VFQFPN, 5mm x 5mm 0.4mm pin pitch

^ prefix indicates internal 120KOhm pull up resistor ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2) v prefix indicates internal 120KOhm pull down resistor

#### **SMBus Address Selection Table**

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	X
CKPWRGD PD#	M	1101100	X
CKPWRGD_PD#	1	1101101	X

#### **Power Management Table**

CKPWRGD PD#	CLK_IN	LK IN SMBus OEx#F		_	lFx	PLL
CKFWKGD_FD#	OLK_IN	OEx bit	OLX# FIII	True O/P	Comp. O/P	PLL
0	Х	Х	Х	Low	Low	Off
1	Running	0	Х	Low	Low	On <sup>1</sup>
1	Running	1	0	Running	Running	On <sup>1</sup>
1	Running	1	1	Low	Low	On <sup>1</sup>

<sup>1.</sup> If Bypass mode is selected, the PLL will be off, and outputs will follow this table.

#### **Power Connections**

Pin Number			Description
VDD	VDDIO	GND	Description
			Input
5		41	receiver
			analog
11		8	Digital Power
16.01	10 17 06 20 20	41	DIF outputs,
16,31	12,17,26,32,39	41	Logic
25		41	PLL Analog


## **PLL Operating Mode**

		Byte1 [7:6]	Byte1 [4:3]
HiBW_BypM_LoBW#	MODE	Readback	Control
0	PLL Lo BW	00	00
М	Bypass	01	01
1	PLL Hi BW	11	11

# **Pin Descriptions**

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	vSADR_tri	LATCHED IN	Tri-level latch to select SMBus Address. See SMBus Address Selection Table.
2	^vHIBW_BYPM_LOBW#	LATCHED IN	Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details.
3	FB_DNC	DNC	True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.
4	FB_DNC#	DNC	Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.
5	VDDR1.5	PWR	1.5V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.
6	CLK_IN	IN	True Input for differential reference clock.
7	CLK_IN#	IN	Complementary Input for differential reference clock.
8	GNDDIG	GND	Ground pin for digital circuitry
9	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
10	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
11	VDDDIG1.5	PWR	1.5V digital power (dirty power)
12	VDDIO	PWR	Power supply for differential outputs
13	vOE0#	IN	Active low input for enabling DIF pair 0. This pin has an internal pull-down.
	VOL011	11 4	1 =disable outputs, 0 = enable outputs
14	DIF0	OUT	Differential true clock output
15	DIF0#	TUO	Differential Complementary clock output
16	VDD1.5	PWR	Power supply, nominally 1.5V
17	VDDIO	PWR	Power supply for differential outputs
18	DIF1	OUT	Differential true clock output
19	DIF1#	OUT	Differential Complementary clock output
20	NC	N/A	No Connection.
21	vOE1#	IN	Active low input for enabling DIF pair 1. This pin has an internal pull-down.  1 =disable outputs, 0 = enable outputs
22	DIF2	OUT	Differential true clock output
23	DIF2#	OUT	Differential Complementary clock output
	<b>2</b> -2		Active low input for enabling DIF pair 2. This pin has an internal pull-down.
24	vOE2#	IN	1 =disable outputs, 0 = enable outputs
25	VDDA1.5	PWR	1.5V power for the PLL core.
26	VDDIO VDDIO	PWR	Power supply for differential outputs
	DIF3	OUT	Differential true clock output
27			
28	DIF3#	OUT	Differential Complementary clock output
29	vOE3#	IN	Active low input for enabling DIF pair 3. This pin has an internal pull-down.
			1 =disable outputs, 0 = enable outputs
30	NC	N/A	No Connection.
31	VDD1.5	PWR	Power supply, nominally 1.5V
32	VDDIO	PWR	Power supply for differential outputs
33	DIF4	OUT	Differential true clock output
34	DIF4#	OUT	Differential Complementary clock output
<u> </u>			Active low input for enabling DIF pair 4. This pin has an internal pull-down.
35	vOE4#	IN	1 =disable outputs, 0 = enable outputs
36	DIF5	OUT	Differential true clock output
37	DIF5#	OUT	Differential Complementary clock output
38	vOE5#	N	Active low input for enabling DIF pair 5. This pin has an internal pull-down.  1 =disable outputs, 0 = enable outputs
39	VDDIO	PWR	Power supply for differential outputs
- 55	4 D D I O	1 7711	Input notifies device to sample latched inputs and start up on first high assertion. Low enters
40	^CKPWRGD_PD#	IN	Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal
<b>—</b>	- DAD	0110	pull-up resistor.
41	ePAD	GND	Connect paddle to ground.


# **Test Loads**



#### **Alternate Differential Output Terminations**

Rs	Zo	Units
33	100	Ohms
27	85	Offilis

# **Driving LVDS**



**Driving LVDS inputs** 

Briving EVBC inputs							
	,						
	Receiver has	Receiver does not					
Component	termination	have termination	Note				
R7a, R7b	10K ohm	140 ohm					
R8a, R8b	5.6K ohm	75 ohm					
Cc	0.1 uF	0.1 uF					
Vcm	1.2 volts	1.2 volts					

# **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9DBU0631. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx		-0.5		2	V	1,2
Input Voltage	$V_{IN}$		-0.5		V <sub>DD</sub> +0.5	V	1,3
Input High Voltage, SMBus	$V_{IHSMB}$	SMBus clock and data pins			3.3	٧	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

# **Electrical Characteristics-Clock Input Parameters**

TA = T<sub>AMB</sub> Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

· · · · · AIVID, -		, ,					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Common Mode Voltage - DIF_IN	$V_{COM}$	Common Mode Input Voltage	200		725	mV	1
Input Swing - DIF_IN	$V_{SWING}$	Differential value	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}$ , $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d <sub>tin</sub>	Measurement from differential wavefrom	45	50	55	%	1
Input Jitter - Cycle to Cycle	$J_{DIFIn}$	Differential Measurement	0	·	150	ps	1

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>3</sup> Not to exceed 2.0V.

<sup>&</sup>lt;sup>2</sup> Slew rate measured through +/-75mV window centered around differential zero

# **Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions**

 $TA = T_{AMB}$ ; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

AMD, empley continger		peranen conditione, coo real Leade for Leading cor					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage for core and analog	1.425	1.5	1.575	V	
Output Supply Voltage	VDDIO	Supply voltage for Low Power HCSL Outputs	0.95	1.05	1.575	V	
Ambient Operating	т	Commmercial range	0	25	70	°C	1
Temperature	$T_{AMB}$	Industrial range	-40	25	85	°C	1
Input High Voltage	$V_{IH}$	Single-ended inputs, except SMBus	0.75 V <sub>DD</sub>		$V_{DD} + 0.3$	V	
Input Mid Voltage	V <sub>IM</sub>	Single-ended tri-level inputs ('_tri' suffix)	0.4 V <sub>DD</sub>		0.6 V <sub>DD</sub>	V	
Input Low Voltage	$V_{IL}$	Single-ended inputs, except SMBus	-0.3		0.25 V <sub>DD</sub>	V	
	I <sub>IN</sub>	Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD	-5		5	uA	
Lauret Commant		Single-ended inputs					
Input Current	I <sub>INP</sub>	$V_{IN} = 0 \text{ V}$ ; Inputs with internal pull-up resistors	-200		200	uA	
		$V_{IN} = VDD$ ; Inputs with internal pull-down resistors			1.575 V 1.575 V 70 °C 85 °C V <sub>DD</sub> + 0.3 V 0.6 V <sub>DD</sub> V 0.25 V <sub>DD</sub> V 5 uA  200 uA		
Land Engage	F <sub>ibyp</sub>	Bypass mode	1		167	MHz	2
Input Frequency	F <sub>ipII</sub>	100MHz PLL mode	20	100.00	110	MHz	2
Pin Inductance	L <sub>pin</sub>				7	nH	1
	C <sub>IN</sub>	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C <sub>INDIF_IN</sub>	DIF_IN differential clock inputs	1.5		2.7		1,5
·	C <sub>OUT</sub>	Output pin capacitance				6 pF	1
011 01 1 111 11		From V <sub>DD</sub> Power-Up and after input clock					4.0
Clk Stabilization	T <sub>STAB</sub>	stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation	ı	Allowable Frequency for PCIe Applications	30		00	1/11=	
Frequency PCIe	f <sub>MODINPCIe</sub>	(Triangular Modulation)	30		33	KHZ	
Input SS Modulation	f <sub>MODIN</sub>	Allowable Frequency for non-PCIe Applications	0		66	kHz	
Frequency non-PCIe	MODIN	(Triangular Modulation)			00	KIIZ	
OE# Latency	t <sub>LATOE#</sub>	DIF start after OE# assertion	1		3	clocks	1,3
,	-LATOL#	DIF stop after OE# deassertion	-				,,-
Tdrive_PD#	t <sub>DRVPD</sub>	DIF output enable after			300	us	1,3
Tfall	+	PD# de-assertion Fall time of single-ended control inputs			5	no	2
Trise	t <sub>F</sub>	Rise time of single-ended control inputs					2
SMBus Input Low Voltage	t <sub>R</sub>	hise time of single-ended control inputs					
	V <sub>ILSMB</sub>	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0.1				4
SMBus Input High Voltage	V <sub>IHSMB</sub>	$V_{DDSMB} = 3.3V$ , see note 4 for $V_{DDSMB} < 3.3V$	2.1				4
SMBus Output Low Voltage	V <sub>OLSMB</sub>	@ I <sub>PULLUP</sub>	4		0.4		
SMBus Sink Current	I <sub>PULLUP</sub>	@ V <sub>OL</sub>	4		0.0		
Nominal Bus Voltage	V <sub>DDSMB</sub>	Bus Voltage	1.425				
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)					1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency			400	kHz	6
Frequency		· · ·					İ

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

 $<sup>^{4}</sup>$  For  $V_{DDSMB} < 3.3V$ ,  $V_{IHSMB} >= 0.8xV_{DDSMB}$ 

<sup>&</sup>lt;sup>5</sup>DIF\_IN input

<sup>&</sup>lt;sup>6</sup>The differential input clock must be running for the SMBus to be active

# **Electrical Characteristics-DIF Low-Power HCSL Outputs**

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

7111127 1117		· · · · · · · · · · · · · · · · · · ·					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1.4	2.2	3.5	V/ns	1,2,3
Siew rate	dV/dt	Scope averaging on, slow setting	0.9	1.7	2.5	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on		2.7	20	%	1,2,4
Voltage High	$V_{HIGH}$	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	630	735	850	mV	7
Voltage Low	$V_{LOW}$	averaging on)	-150	-16	150	1110	7
Max Voltage	Vmax	Measurement on single ended signal using		779	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-45		] '''V	7
Vswing	Vswing	Scope averaging off	300	1503		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	405	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		12	140	mV	1,6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

# **Electrical Characteristics-Current Consumption**

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	I <sub>DDA</sub>	VDDA+VDDR, PLL Mode, @100MHz		10	15	mA	1
Operating Supply Current	I <sub>DDx</sub>	VDDx, All outputs active @100MHz		5	8	mA	1
	I <sub>DDO</sub>	VDDIO, All outputs active @100MHz		21	30	mA	1
	I <sub>DDAPD</sub>	VDDA+VDDR, PLL Mode, @100MHz		0.4	1	mA	1, 2
Powerdown Current	I <sub>DDPDx</sub>	VDDx, Outputs Low/Low		0.25	0.5	mA	1, 2
	DDOPD	VDDIO,Outputs Low/Low		0.0003	0.01	mA	1, 2

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

<sup>&</sup>lt;sup>7</sup> At default SMBus settings.

<sup>&</sup>lt;sup>2</sup> Input clock stopped.

# Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Alvid, e alphi) i altaigea	p 0	peration conditions, occ rest Loads for Loading of	orianti orio		_		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
PLL Bandwidth	BW	-3dB point in High BW Mode (100MHz)	2.2	3.6	4.8	MHz	1,5
FLE Bandwidth	DVV	-3dB point in Low BW Mode (100MHz)	B point in High BW Mode (100MHz)  B point in Low BW Mode (100MHz)  Peak Pass band Gain (100MHz)  Measured differentially, PLL Mode  2.2  3.6  4.8  MHz  1.6  2.5  MHz  1.3  2.5  dB  Measured differentially, PLL Mode  45  50.2  55  %	1,5			
PLL Jitter Peaking	t <sub>JPEAK</sub>	Peak Pass band Gain (100MHz)		1.3	2.5	dB	1
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	50.2	55	%	1
Duty Cycle Distortion	t <sub>DCD</sub>	Measured differentially, Bypass Mode @100MHz	-1	-0.6	0	%	1,3
Skew, Input to Output	t <sub>pdBYP</sub>	Bypass Mode, V <sub>T</sub> = 50%	3400	4300	5200	ps	1
Skew, input to Output	t <sub>pdPLL</sub>	PLL Mode V <sub>T</sub> = 50%	0	50	4.8 MHz 2.5 MHz 2.5 dB 55 % 0 % 5200 ps 200 ps 75 ps	1,4	
Skew, Output to Output	t <sub>sk3</sub>	V <sub>T</sub> = 50%		37	75	ps	1,4
Jitter, Cycle to cycle	+	PLL mode		24	50	ps	1,2
Jitter, Cycle to Cycle	t <sub>jcyc-cyc</sub>	Additive Jitter in Bypass Mode		0.1	5	ps	1,2

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

## **Electrical Characteristics-Phase Jitter Parameters**

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

	CONDITIONS			T) (D		INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
PARAMETER  Phase Jitter, PLL Mode  Additive Phase Jitter, Bypass Mode	t <sub>iphPCleG1</sub>	PCle Gen 1		30	58	86	ps (p-p)	1,2,3,5
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.9	1.4	3	ps (rms)	1,2,3,5
Phase Jitter, PLL Mode	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		2.1	2.6	3.1	ps (rms)	1,2,3,5
	t <sub>jphPCleG3</sub>	PCIe Gen 3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.5	0.6	1	ps (rms)	1,2,3,5
	t <sub>jphPCleG3SRn</sub> S	PCIe Gen 3 Separate Reference No Spread (SRnS) (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.5	0.6	0.7	ps (rms)	1,2,3,5
	t <sub>jphPCleG1</sub>	PCle Gen 1		0.1	5	N/A	ps (p-p)	1,2,3,5
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.1	0.5	N/A	ps (rms)	1,2,3,4, 5
	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.1	0.3	N/A	ps (rms)	1,2,3,4
·	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.2	0.3	N/A	ps (rms)	1,2,3,4
bypass infoue	t <sub>jph125M0</sub>	125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		200	300	N/A	fs (rms)	1,6
	t <sub>jph125M1</sub>	125MHz, 12KHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		313	350	N/A	fs (rms)	1,6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>&</sup>lt;sup>4</sup> All outputs at default slew rate

<sup>&</sup>lt;sup>5</sup> The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs


<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

<sup>&</sup>lt;sup>5</sup> Driven by 9FGU0831 or equivalent

<sup>&</sup>lt;sup>6</sup> Rohde&Schartz SMA100

# Additive Phase Jitter Plot: 125M (12kHz to 20MHz)



#### **General SMBus Serial Interface Information**

#### **How to Write**

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock	Write Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning Byte = N			
			ACK
Data Byte	Count = X		
			ACK
Beginnin	g Byte N		
			ACK
0		$]_{\times}$	
0		X Byte	0
0		ю	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is Latched on SADR pin.

#### **How to Read**

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block F	Read O	peration
Cor	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		e	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

## SMBus Table: Output Enable Register <sup>1</sup>

Byte 0	Name	Control Function T		0	1	Default
Bit 7	DIF OE5	Output Enable	RW	Low/Low	Enabled	1
Bit 6	DIF OE4	Output Enable	RW	Low/Low	Enabled	1
Bit 5		Reserved				1
Bit 4	DIF OE3	Output Enable	RW	Low/Low	Enabled	1
Bit 3	DIF OE2	Output Enable	RW	Low/Low	Enabled	1
Bit 2	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 1	Reserved					
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1

<sup>1.</sup> A low on these bits will overide the OE# pin and force the differential output Low/Low

#### SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Type	0	1	Default
Bit 7	PLLMODERB1	PLL Mode Readback Bit 1	R	See PLL Operating Mode Table		Latch
Bit 6	PLLMODERB0	PLL Mode Readback Bit 0	R	Oce i LL Opera	ing wode rable	Latch
Bit 5	PLLMODE_SWCNTRL	Enable SW control of PLL Mode:	RW	Values in B1[7:6] Values in B1[4:3] set PLL Mode set PLL Mode		0
Bit 4	PLLMODE1	PLL Mode Control Bit 1	RW <sup>1</sup>	See PLL Operating Mode Table		0
Bit 3	PLLMODE0	PLL Mode Control Bit 0	RW <sup>1</sup>	Oce i LL Opera	ing wode rable	0
Bit 2	2 Reserved					1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.55V	01= 0.65V	1
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10 = 0.7V	11 = 0.8V	0

<sup>1.</sup> B1[5] must be set to a 1 for these bits to have any effect on the part.

## SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Type	0	1	Default
Bit 7	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow Setting	Fast Setting	1
Bit 6	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	Adjust Slew Rate of DIF4 RW Slov		Fast Setting	1
Bit 5		Reserved				1
Bit 4	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow Setting	Fast Setting	1
Bit 3	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow Setting	Fast Setting	1
Bit 2	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow Setting	Fast Setting	1
Bit 1	Reserved					
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow Setting	Fast Setting	1

Note: See "Low-Power HCSL Outputs" table for slew rates.

#### SMBus Table: Frequency Select Control Register

Byte 3	Name	Control Function	Type	0	1	Default	
Bit 7	Reserved						
Bit 6		Reserved					
Bit 5		Reserved				0	
Bit 4		Reserved				0	
Bit 3		Reserved				0	
Bit 2		Reserved				1	
Bit 1	Reserved					1	
Bit 0	SLEWRATESEL FB	Adjust Slew Rate of FB	RW	Slow Setting	Fast Setting	1	

Byte 4 is Reserved and reads back 'hFF

SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R		0	
Bit 6	RID2	Revision ID	R	A rev	0	
Bit 5	RID1	Revision ID	R	A lev -	0	
Bit 4	RID0		R		0	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001	0001 = IDT	
Bit 1	VID1	VENDOR ID	R	וטו – וייייי		0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID

	**************************************					
Byte 6	Name	Control Function	Type	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx, 01 =	DBx ZDB/FOB,	0
Bit 6	Device Type0	Device Type	R	10 = DMx, 1	1	
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			
Bit 3	Device ID3	Device ID	R	000110 binany or 06 box		0
Bit 2	Device ID2	Device ID	R	000 i io billa	000110 binary or 06 hex	
Bit 1	Device ID1	]	R			
Bit 0	Device ID0	1	R			0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Type	0	1	Default	
Bit 7	Reserved						
Bit 6		Reserved				0	
Bit 5		Reserved				0	
Bit 4	BC4		RW			0	
Bit 3	BC3		RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	

# **Marking Diagrams**





#### Notes:


- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.

## **Thermal Characteristics**


PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	$\theta_{JC}$	Junction to Case		42		1
	$\theta_{Jb}$	Junction to Base	2.4		°C/W	1
Thermal Resistance	$\theta_{JA0}$	Junction to Air, still air	NDG40 39	39	°C/W	1
Thermal Resistance	$\theta_{JA1}$	Junction to Air, 1 m/s air flow		33	°C/W	1
	$\theta_{JA3}$	Junction to Air, 3 m/s air flow		28	°C/W	1
	$\theta_{\mathrm{JA5}}$	Junction to Air, 5 m/s air flow	27	27	°C/W	1

<sup>&</sup>lt;sup>1</sup>ePad soldered to board

# Package Outline and Package Dimensions (NDG40) - use EPAD Option P1



# Package Outline and Package Dimensions (NDG40) - use EPAD 3.65 mm SQ



# **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
9DBU0631AKLF	Trays	40-pin VFQFPN	0 to +70° C
9DBU0631AKLF	Tape and Reel	40-pin VFQFPN	0 to +70° C
9DBU0631AKILF	Trays	40-pin VFQFPN	-40 to +85° C
9DBU0631AKILF	Tape and Reel	40-pin VFQFPN	-40 to +85° C

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

# **Revision History**

Rev.	Intiator	Issue Date	Description	Page #
А	RDW	7/15/2014	<ol> <li>Updated electrical tables with char data.</li> <li>Added an additive phase jitter plot.</li> <li>Added 12kHz to 20MHz additive phase jitter spec.</li> <li>Updated Amplitude control bit descriptions in Byte 1.</li> </ol>	Various
В	RDW	9/19/2014	Updated SMBus Input High/Low parameters conditions, MAX values, and footnotes.	6
С	RDW	4/22/2015	Updated pin out and pin descriptions to show ePad on package connected to ground.     Minor updates to front page text for family consistency.     Updated Clock Input Parameters table to be consistent with PCIe Vswing parameter.	1-5

<sup>&</sup>quot;A" is the device revision designator (will not correlate with the datasheet revision).

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.