

# 3.3V CMOS 16-BIT TRANSPARENT LATCH

# IDT74FCT163373A/C

#### **FEATURES:**


- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range, or Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4 w typ. static)
- · Rail-to-rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- · Available in SSOP and TSSOP packages


#### **DESCRIPTION:**

The FCT163373 16-bit transparent D-type latches are built using advanced dual metal CMOS technology. These high-speed, low-power latches are ideal for temporary storage of data. They can be used for implementing memory address latches, I/O ports, and bus drivers. The Output Enable and Latch Enable controls are organized to operate each device as two 8-bit latches or one 16-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The inputs of FCT163373 can be driven from either 3.3V or 5V devices. This feature allows the use of these transparent latches as translators in a mixed 3.3V/5V supply system. With xLE inputs high, the FCT163373 can be used as a buffer to connect 5V components to a 3.3V bus.

# **FUNCTIONAL BLOCK DIAGRAM**






The IDT logo is a registered trademark of Integrated Device Technology, Inc.

SEPTEMBER 2009

## **PIN CONFIGURATION**



SSOP/ TSSOP TOP VIEW

# **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to 7	V
VTERM <sup>(4)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +60	mA

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. Input terminals.
- 4. Outputs and I/O terminals.

# **CAPACITANCE** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

## NOTE:

1. This parameter is measured at characterization but not tested.

#### **PIN DESCRIPTION**

Pin Names	Description	
хDх	Data Inputs	
xLE	Latch Enable Input (Active HIGH)	
xŌĒ	Output Enable Input (Active LOW)	
хОх	3-State Outputs	

# **FUNCTION TABLE**(1)

	Inputs			
хDх	xLE	х <mark>ОЕ</mark>	хВх	
Н	Н	L	Н	
L	Н	L	L	
Х	L	L	O <sup>(2)</sup>	
Х	Х	Н	Z	

- 1. H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - Z = High-Impedance
- 2. Output level before the indicated steady-state input conditions were established.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

 $Following\ Conditions\ Apply\ Unless\ Otherwise\ Specified:$ 

Industrial: TA = -40°C to +85°C, VCC = 2.7V to 3.6V

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
ViH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
	Input HIGH Level (I/O pins)			2	_	Vcc+0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	_	0.8	V
Іін	Input HIGH Current (Input pins)	Vcc = Max.	VI = 5.5V	_	_	±1	
	Input HIGH Current (I/O pins)		VI = VCC	_	_	±1	μA
lıL	Input LOW Current (Input pins)		Vı = GND	_	_	±1	
	Input LOW Current (I/O pins)		Vı = GND	_	_	±1	
Іоzн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μA
lozL	(3-State Output pins)		Vo = GND	<u> </u>	_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		<u> </u>	-0.7	-1.2	V
lodн	Output HIGH Current	Vcc = 3.3V, Vin = Vih or Vil., Vo = 1.5V <sup>(3)</sup>		-36	-60	-110	mA
lodl	Output LOW Current	Vcc = 3.3V, Vin = Vih or Vil., Vo = 1.5V <sup>(3)</sup>		50	90	200	mA
Vон	Output HIGH Voltage	Vcc = Min.	IOH = -0.1mA	Vcc-0.2	_	_	
		VIN = VIH or VIL	Iон = -3mA	2.4	3	_	V
		VCC = 3V	Іон = –8mA	2.4(5)	3	_	
		VIN = VIH or VIL					
Vol	Output LOW Voltage	VCC = Min.	IOL = 0.1mA		_	0.2	
		VIN = VIH or VIL	IOL = 16mA	_	0.2	0.4	
			IOL = 24mA	_	0.3	0.55	V
		VCC = 3V	IOL = 24mA	_	0.3	0.5	
		VIN = VIH or VIL					
los	Short Circuit Current <sup>(4)</sup>	VCC = Max., Vo = GND(3)		-60	-135	-240	mA
VH	Input Hysteresis	_		_	150	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	0.1	10	μА

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- 5. VoH = Vcc-0.6V at rated current.

# POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = V_{CC} - 0.6V^{(3)}$		_	2	30	μA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open xOE = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	50	75	μΑ/ MHz
Ic	fi = 10MHz 50% Duty Cycle		VIN = VCC VIN = GND	_	0.5	0.8	mA
		xOE = GND xLE = Vcc OneBitToggling	VIN = VCC -0.6V VIN = GND	_	0.5	0.8	
		Vcc = Max., Outputs Open fi = 2.5MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	2	3 <sup>(5)</sup>	
		xOE = GND xLE = Vcc Sixteen Bits Toggling		_	2	3.3 <sup>(5)</sup>	

- 1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Per TTL driven input; all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - IC = ICC + DICC DHNT + ICCD (fcpNcp/2 + fiNi)
  - Icc = Quiescent Current (IccL, IccH and Iccz)
  - $\Delta \text{lcc}$  = Power Supply Current for a TTL High Input
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - NCP = Number of Clock Inputs at fCP
  - fi = Input Frequency
  - Ni = Number of Inputs at fi

# **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**(1)

			FCT163373A		FCT163373C		
Symbol	Parameter	Condition <sup>(2)</sup>	Min. <sup>(3)</sup>	Max.	Min. <sup>(3)</sup>	Max.	Unit
tPLH	Propagation Delay	CL = 50pF	1.5	5.2	1.5	4.2	ns
tPHL	xDx to xOx	$RL = 500\Omega$					
tPLH	Propagation Delay	]	2	8.5	2	5.5	ns
tPHL	xLE to xOx						
tpzh	Output Enable Time	]	1.5	6.5	1.5	5.5	ns
tPZL							
tphz	Output Disable Time	]	1.5	5.5	1.5	5	ns
tPLZ							
tsu	Set-up Time HIGH or LOW, xDx to xLE	]	2	_	2	_	ns
<b>t</b> H	Hold Time HIGH or LOW, xDx to xLE		1.5	_	1.5	_	ns
tw	xLE Pulse Width HIGH	]	5	_	5	_	ns
tsk(o)	Output Skew <sup>(4)</sup>	]	_	0.5	_	0.5	ns


<sup>1.</sup> Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.

<sup>2.</sup> See test circuit and waveforms.


<sup>3.</sup> Minimum limits are guaranteed but not tested on Propagation Delays.

<sup>4.</sup> Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.


# **TEST CIRCUITS AND WAVEFORMS**



Test Circuits for All Outputs



Set-up, Hold, and Release Times




**Propagation Delay** 

# **SWITCH POSITION**


Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open

#### **DEFINITIONS:**

- $\ensuremath{\text{CL}}$  = Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to ZouT of the Pulse Generator.




Pulse Width



**Enable and Disable Times** 

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tr  $\leq$  2.5ns; tr  $\leq$  2.5ns.
- 3. if Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.

# **ORDERING INFORMATION**



# **Datasheet Document History**

09/10/09 Pg.7 Updated the ordering information by removing the "IDT" notation and non RoHS part.

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.