

RX FAMILY HARDWARE MANUAL GUIDANCE (ELECTRICAL CHARACTERISTICS 1)

2022/11/22 REV1.0
RENESAS ELECTRONICS

ABSOLUTE MAXIMUM RATINGS

60.1 Absolute Maximum Ratings

Table 60.1 Absolute Maximum Rating

Conditions: VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V

Item	Symbol	Value	Unit
Power supply voltage	VCC, VCC_USB	-0.3 to +4.0	V
V _{BATT} power supply voltage	V _{BATT}	-0.3 to +4.0	V
Input voltage (except for ports for 5 V tolerant*1)	V _{in}	-0.3 to VCC + 0.3 (up to 4.0)	V
Input voltage (ports for 5 V tolerant*1)	V _{in}	-0.3 to VCC + 4.0 (up to 5.8)	V
Reference power supply voltage	VREFH0	-0.3 to AVCC0 + 0.3 (up to 4.0)	V
Analog power supply voltage	AVCC0, AVCC1*2	-0.3 to +4.0	V
Analog input voltage	V _{AN}	-0.3 to AVCC + 0.3 (up to 4.0)	V
Junction temperature	D version	T _j	-40 to +105 °C
	G version	T _j	-40 to +125 °C
Storage temperature	T _{stg}	-55 to +125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.

Note 2. Connect the AVCC0, AVCC1, and VCC_USB pins to VCC, and the AVSS0, AVSS1, and VSS_USB pins to VSS. When the A/D converter unit 0 is not to be used, connect the VREFH0 pin to VCC and the VREFL0 pin to VSS, respectively. Do not leave these pins open. Insert capacitors of high frequency characteristics between the AVCC0 and AVSS0 pins, or AVCC1 and AVSS1 pins. Place capacitors of about 0.1 μF as close as possible to every power supply pin and use the shortest and heaviest possible traces.

The range that does not cause "permanent damage" to the LSI. It doesn't mean the normal operation is guaranteed.

Requirements to guarantee the following electrical characteristics

The voltage ranges of power supply that don't cause permanent damage

The input voltage ranges that don't cause permanent damage to pins.

The value in the bracket is applied when VCC or AVCC is equal or greater than the minimum voltage described in the recommended operating voltage.

Junction temperature range that doesn't cause permanent damage

The storage temperature when the chip doesn't operate

Supplementary information for electrical property items.
Necessary conditions for use.

RECOMMENDED OPERATING CONDITIONS

Conditions to guarantee AC specifications and normal operation

The USB power supply's specification differs between when USB is in use (3.3V) and when USB is not in use (5V). If VCC_USB is connected to 5V VCC since USB is not in use initially, the change to use USB later will cause incompliance to USB power supply's specification. Please make sure to comply with USB power supply's specification.

The temperature at which the operation is guaranteed. Equivalent to Ta unless otherwise specified.

This relationship should be maintained during power-up as well

Must follow the recommended value for the smoothing capacitor for internal power supply stabilization. Otherwise, the normal operation couldn't be guaranteed.

Table 45.2 Recommended operating conditions (1)

Item		Symbol	Min.	Typ.	Max.	Unit	
Power supply voltage		VCC*1	2.7	—	5.5	V	
		VSS	—	0	—		
USB power supply voltage*2	When USB in use	VCC_USB*1	3.0	—	3.6		
		VSS_USB	—	0	—		
	When USB not in use	VCC_USB	—	VCC	—		
		VSS_USB	—	VSS	—		
Analog power supply voltage*3		AVCC0, AVCC1, AVCC2*1	3.0	—	5.5		
		AVSS0, AVSS1, AVSS2	—	0	—		
Input voltage	PB1, PB2, PC0*4, and PD2*4		V _{in}	-0.3	—	5.8	
	P40 to P42, and P44 to P46	With negative input enabled*5		-1.0	—	AVCC1 + 0.3	
		With negative input disabled		-0.3	—	—	
	PH0, PH4	With negative input enabled*5		-0.5	—	AVCC1 + 0.3	
		With negative input disabled		-0.3	—	—	
	P43, P47, PH1 to PH3, and PH5 to PH7			-0.3	—	AVCC1 + 0.3	
	P50 to P55, and P60 to P65			-0.3	—	AVCC2 + 0.3	
	USB0_DP, USB0_DM			-0.3	—	VCC_USB + 0.3	
	Other than above			-0.3	—	VCC + 0.3	
Operating temperature	D version	T _{opr}	-40	—	85	°C	
	G version		-40	—	105		

The reference voltage might be different between pins

Refer to the application note for precaution of high-temperature operation.
Notes on High-Temperature Operation

Note 1. Comply with the following voltage condition: $VCC_USB \leq VCC \leq AVCC0 = AVCC1 = AVCC2$
 Note 2. When the USB interface is not to be used, connect VCC_USB to VCC and VSS_USB to VSS, and set VOLSR.USBVON=0.
 Note 3. When not using any of the 12-bit A/D converter (unit 0 to 2), 12-bit D/A converter, comparator C, or temperature sensor, connect AVCC0, AVCC1, and AVCC2 to VCC, and AVSS0, AVSS1, and AVSS2 to VSS, respectively. For details, refer to section 38.6.10, Voltage Range of Analog Power Supply Pins.
 Note 4. This is only available for products with 128 Kbytes of RAM.
 Note 5. When VOLSR.PGAVLS = 0 and ADPGADCR0.PxDEN = 1 (x = 000, 001, 002, 100, 101, 102).

VCL should be connected only to VSS via a capacitor. (Do not connect to VCC)

Table 45.3 Recommended operating conditions (2)

Item	Symbol	Value
Decoupling capacitance to stabilize the internal voltage	C _{VCL}	0.47 μF ± 30%*1

Note 1. Use a multilayer ceramic capacitor whose nominal capacitance is 0.47 μF and a capacitance tolerance is ±30% or better.

Only multilayer ceramic capacitors should be used

DC CHARACTERISTICS

Table 45.4 DC Characteristics (1)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	CAN input pin	V _{IH}	0.8 × VCC	—	—	V
	MTU input pin	V _{IL}	—	—	0.2 × VCC	
	GPTW input pin	ΔV _T	0.06 × VCC	—	—	
	POE input pin					
	POEG input pin					
	TMR input pin					
	SCI input pin					
	ADTRG# input pin					
	RES#, NMI					
	IRQ input pin (except for P52 to P55, and P60 to P65)	V _{IH}	0.8 × VCC	—	—	
		V _{IL}	—	—	0.2 × VCC	
		ΔV _T	0.06 × VCC	—	—	
	IRQ input pin (P52 to P55, and P60 to P65)	V _{IH}	0.8 × AVCC2	—	—	
	V _{IL}	—	—	0.2 × AVCC2		
	ΔV _T	0.06 × AVCC2	—	—		
RIIC input pin (except for SMBus)	V _{IH}	0.7 × VCC	—	—		
	V _{IL}	—	—	0.3 × VCC		
	ΔV _T	0.06 × VCC	—	—		
Pins for 5 V tolerant (PB1, PB2, PC0*1, and PD2*1)	V _{IH}	0.8 × VCC	—	—		
	V _{IL}	—	—	0.2 × VCC		
Analog input pins (P40 to P47, and PH0 to PH7)	V _{IH}	0.8 × AVCC1	—	—		
	V _{IL}	—	—	0.2 × AVCC1		
Analog input pins (P50 to P55, and P60 to P65)	V _{IH}	0.8 × AVCC2	—	—		
	V _{IL}	—	—	0.2 × AVCC2		
Other input pins (pins other than those above)	V _{IH}	0.8 × VCC	—	—		
	V _{IL}	—	—	0.2 × VCC		
High-level input voltage (except for Schmitt trigger input pin)	MD pin, EMLE	V _{IH}	0.9 × VCC	—	—	V
	EXTAL, WAIT#, RSPI input pin		0.8 × VCC	—	—	
	D0 to D15		0.7 × VCC	—	—	
	RIIC (SMBus)		2.1	—	—	
Low-level input voltage (except for Schmitt trigger input pin)	MD pin, EMLE	V _{IL}	—	—	0.1 × VCC	V
	EXTAL, WAIT#, RSPI input pin		—	—	0.2 × VCC	
	D0 to D15		—	—	0.3 × VCC	
	RIIC (SMBus)		—	—	0.8	

Note 1. This is only available for products with 128 Kbytes of RAM.

Required conditions to guarantee the following specifications

The reference voltage might be different between pins

Hysteresis width cannot be guaranteed for terminals without ΔV, so only V_{IH} and V_{IL} are guaranteed.

DC CHARACTERISTICS

Table 45.5 DC Characteristics (2)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
T_a = T_{opr}

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
High-level output voltage	P43, P47, PH1 to PH3, and PH5 to PH7	V _{OH}	AVCC1 - 0.5	—	—	V	I _{OH} = -1.0 mA
	P50 to P55, and P60 to P65		AVCC2 - 0.5	—	—		I _{OH} = -1.0 mA
	P90 to P95, P71 to P76, P81, PB5, and PD3		VCC - 1.0	—	—		I _{OH} = -5.0 mA (when the large current output is set)
	Other than above		VCC - 0.5	—	—		I _{OH} = -1.0 mA
Low-level output voltage	P43, P47, PH1 to PH3, and PH5 to PH7	V _{OL}	—	—	0.5		I _{OL} = 1.0 mA
	P50 to P55, and P60 to P65		—	—	0.5		I _{OL} = 1.0 mA
	P90 to P95, P71 to P76, P81, PB5, and PD3		—	—	1.0		I _{OL} = 15 mA (when the large current output is set)
	RIIC pins		—	—	0.4		I _{OL} = 3.0 mA
	Other than above		—	—	0.6		I _{OL} = 6.0 mA
Input leakage current	RES#, MD pin, PE2, and EMLE*1	I _{in}	—	—	1.0	μA	V _{in} = 0 V V _{in} = VCC
	P40 to P42, and P44 to P46		—	—	1.0		V _{in} = 0 V V _{in} = AVCC1
	PH0 and PH4		—	—	1.0		V _{in} = 0 V V _{in} = AVCC1 V _{OLSR.PGA/LS = 1}
	Other than above		—	—	0.5		V _{in} = 0 V V _{in} = VCC
Three-state leakage current (off state)	RIIC pins	I _{TSJ}	—	—	5.0		V _{in} = 0 V V _{in} = VCC
	Other than above		—	—	1.0		V _{in} = 0 V V _{in} = VCC
Input pull-up resistors current	P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65	I _p	-300	—	-10		AVCC1 = AVCC2 = 3.0 to 5.5 V V _{in} = 0 V
	Pins other than those above and PE2		-300	—	-10		VCC = 2.7 to 5.5 V V _{in} = 0 V
	EMLE		10	—	300		V _{in} = VCC = AVCC
Input pull-down resistors current	RIIC pins, PH0, and PH4	C _{in}	—	—	16	pF	V _{bias} = 0 V V _{amp} = 20 mV f = 1 MHz T _a = 25°C
	USB0_DP, and USB0_DM pins		—	—	16		
	Other than above		—	—	8		
Output voltage of the VCL pin		V _{CL}	—	1.25	—	V	

Note 1. The input leakage current value at the EMLE pin is only when V_{in} = 0 V.

Required conditions to guarantee the following specifications

For information under the test conditions which are not listed here, refer to the IBIS model

Leakage current of terminals other than those described in the "Input Leakage Current" item.
The off state refer to the high impedance state

Built-in pull-up resistor value can be calculated by using this value
Pull-up resistor = voltage in use ÷ I_p

DC CHARACTERISTICS

Current consumption when all functions except BGO are in operation.

Current consumption value when BGO is not working and the clock to modules described in Module Stop Control Registers is supplied/stopped

Current consumption value of each low power consumption mode. Refer to Low Power Consumption chapter for the peripheral state of each modes.

(Below is an example of RX66T)

Table 11.2 Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode

Entering and Exiting Low Power Consumption Modes and Operating States	Sleep Mode	All-Module Clock Stop Mode	Software Standby Mode	Deep Software Standby Mode
Transition condition	Control register + instruction	Control register + instruction	Control register + instruction	Control register + instruction
Method of release other than reset	Interrupt	Interrupt ¹⁾	Interrupt ²⁾	Interrupt ³⁾
State after release ⁴⁾	Program execution state (interrupt processing)	Program execution state (interrupt processing)	Program execution state (interrupt processing)	Program execution state (reset processing)
Main clock oscillator	Operating possible	Operating possible	Stopped	Stopped
High-speed on-chip oscillator	Operating possible	Operating possible	Stopped	Stopped
Low-speed on-chip oscillator	Operating possible	Operating possible	Stopped	Stopped
WDT-dedicated on-chip oscillator	Operating possible ⁵⁾	Operating possible ⁵⁾	Operating possible ⁵⁾	Stopped (Undefined) ⁵⁾
PLL	Operating possible	Operating possible	Stopped	Stopped
CPU	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
RAM and ECCRAM	Operating possible (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
Flash memory	Operating possible	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)
USBFS host/function module (USBh)	Operating possible	Stopped ⁶⁾	Stopped ⁶⁾	Stopped (Undefined)
Watchdog timer (WDTA)	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
Independent watchdog timer (IWDT)	Operating possible ⁵⁾	Operating possible ⁵⁾	Operating possible ⁵⁾	Stopped (Undefined) ⁵⁾
Port output enable (POE)	Operating possible	Operating possible ⁷⁾	Stopped (Retained)	Stopped (Undefined)
8-bit timer (unit 0, unit 1) (TMR)	Operating possible	Operating possible ⁸⁾	Stopped (Retained)	Stopped (Undefined)
Voltage detection circuit (LVDA)	Operating possible	Operating possible	Operating possible	Operating possible ⁹⁾
Power-on reset circuit	Operating	Operating	Operating	Operating
Peripheral modules	Operating possible	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
I/O ports	Operating	Retained ¹⁰⁾	Retained ¹¹⁾	Retained ¹¹⁾

Table 45.6 DC Characteristics (3) (Products with 64 Kbytes of RAM, D version)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}

Item	Symbol	D version			Unit	Test Conditions				
		Min.	Typ.	Max.						
Supply current ^{*1}	I _{CC} ^{*3}	Full operation ^{*2}			mA	fCLK = 160 MHz PCLKA = 80 MHz PCLKB = 40 MHz PCLKC = 160 MHz PCLKD = 40 MHz FCLK = 40 MHz BCLK = 40 MHz BCLK pin = 40 MHz				
		Normal operation	Peripheral module clocks are supplied ^{*4}				—	—	75	
			Peripheral module clocks are stopped ^{*4, *5}				—	21	—	
		Normal operating mode	CoreMark	Peripheral module clocks are stopped ^{*4, *5}			—	12	—	
				Peripheral module clocks are stopped ^{*4, *5}			—	21	—	
				Sleep mode: Peripheral module clocks are supplied ^{*4}			—	18	37	
				All module clock stop mode (reference value)			—	9.4	23	
		Increase current by BGO operation ^{*6}		—			13	—		
Increase current by operating Trusted Secure IP		—	3.9	5.0						
Software standby mode		—	0.9	7.0		VOLSR.PGAVLS = 1				
Deep software standby mode		—	14	20		μA VOLSR.PGAVLS = 1				

Required conditions to guarantee the following specifications

Differences in Typ/max are due to temperature, manufacturing variations, etc. (in particular due to temperature)

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.

Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).

Note 3. I_{CC} depends on f (fCLK) as follows.

(when ICLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BCLK pin = 4 : 2 : 1 : 4 : 1 : 1 : 1 and Ex)

• D version product

I_{CC} Max. = 0.375 × f + 15 (full operation in high-speed operating mode)

I_{CC} Typ. = 0.099 × f + 5 (normal operation in high-speed operating mode)

I_{CC} Max. = 0.135 × f + 15 (sleep mode)

Note 4. This does not include operations as BGO (background operations). Whether the peripheral module stopped is controlled only by the bit settings in the module stop control registers A to D.

Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the same.

Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program.

How to calculate the actual current consumption is described in "Precautions for high temperature operation of each group". For details, please refer to the document below.

[Useful Information for RX MCUs](#)

DC CHARACTERISTICS

Required conditions to guarantee the following specifications

Table 45.11 DC Characteristics (5)

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
VCC ramp rate at power-on	At normal startup	SrVCC	0.02	—	8	
	Voltage monitoring 0 reset enabled at startup*1, *2		0.02	—	20	
VCC ramp rate at power fluctuation	dt/dVCC	1.0	—	—		When VCC change exceeds VCC ±10%

Allowable slope of power supply variation when VCC variation exceeds ±10%.

Note 1. When OFS1.LVDAS = 0.


Note 2. Settings of the OFS1 register are not read in boot mode or user boot mode, so turn on the power supply voltage with a ramp rate at normal startup.

SrVCC(MAX)
VCC ramp rate at power-on when LVD0 is not used. If the VCC ramp rate is slower than this, it is out of the guaranteed range (8ms/V)

SrVCC(MAX)
VCC ramp rate at power-on when LVD0 is used. If the VCC ramp rate is slower than this, it is out of the guaranteed range (20ms/V)

SrVCC(MIN)
if VCC ramp rate at power-on is more rapidly than this, it is out of the guaranteed range (0.02ms/V)

dt/dVCC
Allowable rising/falling slope of a voltage change (greater than ±10%). If a voltage change is more rapid than this, it is out of the guaranteed range. (1ms/V)



DC CHARACTERISTICS

Required conditions to guarantee the following specifications

Table 61.8 Permissible Output Currents

Conditions: $V_{CC} = AVCC0 = AVCC1 = V_{CC_USB} = V_{BATT} = 2.7 \text{ to } 3.6 \text{ V}$, $2.7 \text{ V} \leq V_{REFH0} \leq AVCC0$,
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS_USB} = 0 \text{ V}$,
 $T_a = T_{opr}$

The current value that flows in from external

Average current over MCU driving time.
 (Example) If the values of 3 pin are 1mAh, 2mAh and 3mAh, the average value per pin is $6\text{mA}/3\text{h} = \text{Average } 2\text{mA/h}$

The maximum allowable current value that can flow in per pin. If this value is exceeded, reliability cannot be ensured.

Total current value of all MCU output pins

The current value that flows out from MCU

Port driving ability set by Port Capacity Control register (DSCRx). The output impedance is as follows.
 Normal drive > High drive > High speed interface high drive

	Item	Symbol	Min	Typ.	Max.	Unit
Permissible output low current (average value per pin)	All output pins*1 Normal drive	I_{OL}	—	—	2.0	mA
	All output pins*2 High drive				3.8	
	All output pins*3 High-speed interface high-drive				7.5	
Permissible output low current (max. value per pin)	All output pins*1 Normal drive	I_{OL}	—	—	4.0	mA
	All output pins*2 High drive				7.6	
	All output pins*3 High-speed interface high-drive				15	
Permissible output low current (total)	Total of all output pins	ΣI_{OL}	—	—	80	mA
Permissible output high current (average value per pin)	All output pins*1 Normal drive	I_{OH}	—	—	-2.0	mA
	All output pins*2 High drive				-3.8	
	All output pins*3 High-speed interface high-drive				-7.5	
Permissible output high current (max. value per pin)	All output pins*1 Normal drive	I_{OH}	—	—	-4.0	mA
	All output pins*2 High drive				-7.6	
	All output pins*3 High-speed interface high-drive				-15	
Permissible output high current (total)	Total of all output pins	ΣI_{OH}	—	—	-80	mA

Caution: To protect the MCU's reliability, the output current values should not exceed the values in Table 61.8.

Note 1. This is the value when normal driving ability is set with a pin for which normal driving ability is selectable.

Note 2. This is the value when high driving ability is set with a pin for which normal driving ability is selectable or the value of the pin to which high driving ability is fixed.

Note 3. This is the value when high-speed interface high-driving ability is set with a pin for which high-speed interface high-driving ability is selectable.

DC CHARACTERISTICS

Table 45.13 Thermal Resistance Value (Reference)


Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
 VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,
 T_a = T_{opr}

Item	Package	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Thermal resistance	144-pin LFQFP (PLQP0144KA-B)	θ_{ja}	—	—	32.4	°C/W	JESD51-2 and JESD51-7 compliant
	112-pin LQFP (PLQP0112JA-B)		—	—	33.8		
	100-pin LFQFP (PLQP0100KB-B)		—	—	35.0		
	80-pin LFQFP (PLQP0080KB-B)		—	—	36.3		
	80-pin LQFP (PLQP0080JA-A)		—	—	35.7		
	64-pin LFQFP (PLQP0064KB-C)		—	—	37.9		
	144-pin LFQFP (PLQP0144KA-B)	Ψ_{jt}	—	—	0.6		
	112-pin LQFP (PLQP0112JA-B)		—	—	0.6		
	100-pin LFQFP (PLQP0100KB-B)		—	—	0.8		
	80-pin LFQFP (PLQP0080KB-B)		—	—	0.8		
	80-pin LQFP (PLQP0080JA-A)		—	—	0.8		
	64-pin LFQFP (PLQP0064KB-C)		—	—	0.8		

Thermal resistance according to JEDEC standard. Please refer to below for details.
[<Heat-dissipation Mechanism | Renesas>](#)

$$\theta_{ja} = (T_j - T_a) / P$$

$$\Psi_{jt} = (T_j - T_t) / P$$



Note: The values are reference values when the 4-layer printed circuit board is used. Thermal resistance depends on the number of layers and size of the board. For details, refer to the JEDEC standards.

T_a: Temperature of a place not affected by a heat source

