# **inter<sub>sil</sub>**"

# ISL70020SEH. ISL73020SEH

#### Introduction

The intense proton and heavy ion environment encountered in space applications can cause a variety of Single Event Effects (SEE) in electronic circuitry, including Single Event Upset (SEU), Single Event Transient (SET), Single Event Functional Interrupt (SEFI), Single Event Gate Rupture (SEGR), and Single Event Burnout (SEB). SEE can lead to system-level performance issues including disruption, degradation, and destruction. For predictable and reliable space system operation, individual electronic components should be characterized to determine their SEE response. This report discusses the results of destructive SEE testing performed on the constituent die of the ISL70020SEH GaN transistor. This report also applies to the ISL73020SEH part, which is the same die offered with radiation assurance screening to only 75krad(Si) at 10mrad(Si)/s.

## **Product Description**

The ISL70020SEH is a 40V N-channel enhancement mode GaN power transistor packaged in hermetic Ceramic Leadless Chip Carriers (CLCC). The die packaged into the CLCC by Renesas are manufactured by EPC (Efficient Power Conversion Company). The EPC parts are bare die solder bumped to be flip-chip mounted. The die used by Renesas in the CLCC, the EPC2924, have high temperature solder bumps to allow soldering of the CLCC without de-mounting the die already mounted inside the package. The commercial equivalent of EPC product is the EPC2024 (40V, 90A).

## **Related Literature**

For a full list of related documents, visit our website:

ISL70020SEH, ISL73020SEH device page

# 1. Single Event Effects Test

## 1.1 Objective

The testing described here was intended to characterize the constituent die of the ISL70020SEH transistor for energetic heavy ion irradiation impact on  $I_{DSS}$  (two terminal blocking current) when the parts were irradiated in the blocking mode. The primary concern was SEB typified by a sudden large increase in  $I_{DSS}$  during irradiation. The secondary interest was the gradual increase in  $I_{DSS}$  with irradiation fluence noted during testing of other GaN FET parts. The testing was intended to provide a safe operating area (for both  $V_{DSS}$  and irradiation Linear Energy Transfer (LET) for SEB) and to quantify the rate of the gradual increase of  $I_{DSS}$  with fluence,  $V_{DSS}$ , and LET.

## 1.2 Facility

The testing was done at the Texas A&M University (TAMU) Radiation Effects Facility of the Cyclotron Institute. This facility is coupled to a K500 superconducting cyclotron that is capable of generating a wide range of particle beams with various energy and flux levels needed for advanced single event testing. The ion species used in the testing reported here and the approximate ion parameters are as listed in Table 1. The testing was done on December 5, 2018.

Species	Initial Total Energy (GeV)	Surface LET in Si after window and air path (MeV·cm <sup>2</sup> /mg)	Range to Bragg Peak in Si (µm)		
Kr	1.259	28	115		
Ag	1.634	43	91		
Pr	2.114	60	85		
Au	2.954	86	63		

Table 1. Ion Species and Approximate Parameters Used in Testing the EPC2024<sup>[1]</sup>

1. Taken from TAMU Cyclotron Institute on-line beam characteristics information.

## 1.3 Setup and Method

To make the ISL70020SEH's device side accessible for ion irradiation, the flip-chip devices were mounted with the solder bumped side exposed away from the Printed Circuit Board (PCB) to which the parts were physically attached. The connections from the devices to the PCB traces were made by soldering fine wires from the PCB traces to the device solder bumps. The parts were wired for testing in a two terminal configuration with drain biased against the gate, source, and substrate (wired together at the device). Appendix A provides diagrams of how the wire mounting was done.

For irradiation testing, four devices mounted on a PCB inside the ion beam diameter of one inch were biased with a single voltage supply ( $V_{DSS}$ ) through four separate current meters, one for each Device Under Test (DUT). This allowed the current ( $I_{DSS}$ ) to be monitored on each DUT. One set of four DUTs was used for each combination of irradiation species (4), and test voltage (3) resulting in twelve separate irradiation runs.

Before and after each irradiation the current was logged for irradiation  $V_{DSS}$  biasing without the ion beam. The  $I_{DSS}$  current was also measured for the absolute maximum voltage ratings (40V) before and after each irradiation. The measurements and irradiations were carried out at ambient temperature (~25°C) to a fluence of 2.5x10<sup>6</sup>ion/cm<sup>2</sup> at a flux of approximately 1x10<sup>4</sup>ion/(cm<sup>2</sup>-s). This brings the total fluence for the device type at each species and V<sub>DSS</sub> combination to 1x10<sup>7</sup>ion/cm<sup>2</sup>.

Each combination of ion species (4) and  $V_{DSS}$  (3) was tested on four fresh DUTs with the sequence of events outlined in Table 2. The I<sub>DSS</sub> current of each DUT was monitored and logged during each row entry in Table 2. The V<sub>DSS</sub> during irradiation for the EPC2024 took values of 24V, 32V, and 40V. In the case of irradiation with

 $V_{DSS}$  = 40V, the first and last rows of Table 2 became redundant and were dropped so the resulting sequence had only three rows.

Flux (ion/(cm <sup>2</sup> -s))	Fluence (ion/cm <sup>2</sup> )	V <sub>DSS</sub> (V)	Time (s)	
0	0	40	30	
0	0	24	30	
1.0E+04	2.50E+06	24	250	
0	0	24	30	
0	0	40	30	

Table 2. Sequence of Events for  $I_{DSS}$  Logging Using the First  $V_{DSS}$  Voltage for the EPC2024

## 1.4 Pre-Irradiation Characterization

Prior to irradiation each part had its  $I_{DSS}$  measured at 40V  $V_{DSS}$  for approximately 30 seconds at a sampling time of about 0.78 seconds. The measurements produced for each part were then used to characterize the parts'  $I_{DSS}$  as represented in Figure 1. Because the SEB testing plan was to use a different set of DUTs (4) for each condition it is important that the parts for testing represent a homogeneous population. The total population registered a mean  $I_{DSS}$  value of 5.51µA between extremes of 1.45µA and 12.54µA and an overall standard deviation of 2.50µA.




Figure 1. Initial I<sub>DSS</sub> at 40V Characterization Data on the EPC2024 Devices Taken Before Irradiation Testing

The logged I<sub>DSS</sub> data was then used to calculate the sequential changes in the I<sub>DSS</sub> measurements. These sequential changes give a representation of the nominal error associated with the measurements. A histogram of

the measurement changes is presented in Figure 2. The standard deviation for all the measurement changes was 82nA. The minimum and maximum changes were -502nA and 310nA, respectively. This sets the bounds on the normal variation in the I<sub>DSS</sub> measurements.




Figure 2. 30-Second Sequential Changes in I<sub>DSS</sub> Measurements at 40V for the Pre-Irradiation Characterization of the Part Set Going to SEB Testing

# 2. Results

The I<sub>DSS</sub> for each EPC2024 part was logged for 30s at 40V and for 30s at the irradiation V<sub>DSS</sub> (24V or 32V) immediately before irradiation. Next, I<sub>DSS</sub> was logged during irradiation at the selected V<sub>DSS</sub>. After irradiation, I<sub>DSS</sub> was again logged for 30s at the irradiation V<sub>DSS</sub> and for 30s at 40V.

The I<sub>DSS</sub> data collected during the irradiation was used to calculate the step changes in I<sub>DSS</sub> between measurements. The minimum, maximum, and average steps were found for each grouping of four units irradiated together. This I<sub>DSS</sub> step data by irradiation condition appears in Table 3. Only one irradiation treatment yielded a positive step in excess of 1µA at 1.44µA. The irradiation yielding this result was V<sub>DSS</sub> = 40V at LET = 86MeV·cm<sup>2</sup>/mg(Si). Although these events are statistically significant, they represent small perturbations in the blocking current. Note, the irradiation condition also provided the largest negative step in I<sub>DSS</sub> at -0.81. The adjacent irradiation of 32V at 86MeV·cm<sup>2</sup>/mg(Si) had the second highest maximum step at 0.63µA.

EPC2024 I <sub>DSS</sub> Irradiation Step Statistics in µA <sup>[1]</sup>						
LET in Si	Stan	V <sub>DSS</sub> During Irradiation				
(MeV·cm²/mg)	Step	24V	32V	40V		
	Mean	0.0013	-0.0013	-0.0045		
28	Min	-0.34	-0.36	-0.31		
	Max	0.31	0.26	0.53		
	Mean	0.0003	0.0011	0.0003		
43	Min	-0.43	-0.38	-0.39		
	Max	0.34	0.33	0.30		
	Mean	0.0028	0.0010	0.0021		
60	Min	-0.26	-0.25	-0.42		
	Max	0.37	0.31	0.48		
	Mean	0.0023	0.0302	0.0476		
86	Min	-0.36	-0.50	-0.81		
	Мах	0.35	0.63	1.44		

Table 3. EPC2024 IDSS Step Statistics During Irradiation by Irradiation Treatment

1. Each irradiation was done on four devices to  $2.5 \times 10^{6}$  ion/cm<sup>2</sup> and the statistics on the I<sub>DSS</sub> steps of the group are reported here.

The EPC2024 parts did exhibit a gradual growth of  $I_{DSS}$ , measured at  $V_{DSS} = 40V$  for irradiation conditions with LET at 86MeV·cm<sup>2</sup>/mg(Si) and 60MeV·cm<sup>2</sup>/mg(Si). The minimum  $I_{DSS}$  measured at 40V before irradiation was subtracted from the maximum  $I_{DSS}$  registered after irradiation for each part to establish the  $I_{DSS}$  deltas over the irradiation. The change in µA was then divided by 2.5 to yield an  $I_{DSS}$  rise per 1x10<sup>6</sup>ion/cm<sup>2</sup>. These numbers are reported in Table 4. It is worth noting that the time in orbit to accumulate 1X10<sup>6</sup>ion/cm<sup>2</sup> of ions with LET greater than or equal to 28MeV·cm<sup>2</sup>/mg(Si) is greater than one hundred thousand years. Therefore, the current increases given in Table 4 really have no practical application in normal usage as the fluence encountered in a mission is much too small to yield meaningful increases.

		Change in I <sub>DSS</sub> in $\mu$ A at V <sub>DSS</sub> = 40V per Irradiation to 1x10 <sup>6</sup> ion/cm <sup>2</sup> [ <sup>1</sup> ]										
	V <sub>DSS</sub> = 24			V <sub>DSS</sub> = 32			V <sub>DSS</sub> = 40					
LET	DUT1	DUT2	DUT3	DUT4	DUT1	DUT2	DUT3	DUT4	DUT1	DUT2	DUT3	DUT4
28	-0.30	-0.26	-0.28	0.11	-0.61	-0.76	-0.96	-0.73	-0.34	-0.82	-0.49	-0.59
43	-0.46	-0.80	-0.36	-0.40	-0.45	-0.49	-0.24	0.04	-0.12	-0.06	-0.10	0.11
60	-0.21	0.29	-0.39	-0.38	-0.14	-0.23	0.03	-0.06	0.10	0.04	-0.72	0.40
86	-0.13	-0.30	-0.08	-0.09	4.76	5.36	2.32	1.92	5.48	8.97	1.97	5.97

Table 4. EPC2024 Change in  $I_{DSS}$  (µA) at  $V_{DSS}$  = 40V per Irradiation with 1x10<sup>6</sup>ion/cm<sup>2</sup> by DUT

1. The blue cells indicate groupings that did not show a significant increase in I<sub>DSS</sub> over the irradiations. The yellow cells indicate cases that did exhibit I<sub>DSS</sub> growth with irradiation. Negative changes are indicated in bold text.

With the exception of the three higher stresses ( $86MeV \cdot cm^2/mg(Si)$  at 32V and 40V, and  $60MeV \cdot cm^2/mg(Si)$  at 40V) the changes in I<sub>DSS</sub> show a negative trend. The three higher stresses do show a positive change trend. The I<sub>DSS</sub> evolution for the highest stress case is presented in Figure 3 (*Note:* Changes in test conditions are marked by spikes in data to  $30\mu$ A). Clearly the irradiation caused a gradual rise in I<sub>DSS</sub> composed of many small

intersil

increments. The largest positive step in I<sub>DSS</sub> (1.44µA) occurred in DUT2 which performed somewhat worse than the other three DUTs. A three sigma bound on the increase is 14.2µA over 1x10<sup>6</sup>ions/cm<sup>2</sup> at 86MeV·cm<sup>2</sup>/mg(Si) and a bias of 40V. The three sigma bound on the case of a 32V bias at 86MeV·cm<sup>2</sup>/mg(Si) to 1x10<sup>6</sup>ion/cm<sup>2</sup> is 8.8µA. At the 40V bias at 60MeV·cm<sup>2</sup>/mg(Si) the three sigma bound on the increase drops to 1.4µA.




Figure 3. I<sub>DSS</sub> Behavior for the EPC2024 40V GaN FET at  $V_{DSS}$  = 40V and LET = 86MeV·cm<sup>2</sup>/mg(Si) to 2.5x10<sup>6</sup>ion/cm<sup>2</sup>

# 3. Discussion and Conclusions

The ISL70020SEH (EPC2024) devices exhibited two forms of I<sub>DSS</sub> behavior over the range of twelve irradiation conditions tested (V<sub>DSS</sub> = 24V, 32V, and 40V with LET = 28, 43, 60, and 86MeV·cm<sup>2</sup>/mg(Si) at 25°C). For the two lower LET, no apparent changes in I<sub>DSS</sub> during irradiation at V<sub>DSS</sub> = 40V were found. The conclusion is that these irradiation conditions (V<sub>DSS</sub> ≤40V and LET ≤ 43MeV·cm<sup>2</sup>/mg(Si)) define an unconditional Safe Operating Area (SOA). At LET = 60MeV·cm<sup>2</sup>/mg(Si), the two lower voltages (24V and 32V) did not show any apparent increase in I<sub>DSS</sub> at 40V. However, at a 40V bias and LET = 60MeV·cm<sup>2</sup>/mg(Si), there did appear to be some gradual I<sub>DSS</sub> increase during the irradiation. At LET=86MeV·cm<sup>2</sup>/mg(Si) the lowest voltages (24V) did not show any apparent increase in I<sub>DSS</sub> increase. No current steps greater than 1.44µA were registered even for these evolving I<sub>DSS</sub> conditions. These higher conditions can be interpreted as conditional SOA. It is important to note that even in this conditional SOA the fluences needed to cause any significant I<sub>DSS</sub> increase are more than fifty thousand times that expected in a twenty year earth's orbit mission.


No occurrences of catastrophic  $I_{DSS}$  increase were registered for any irradiation conditions. Therefore, even at a 40V bias and irradiation with 86MeV·cm<sup>2</sup>/mg(Si) gold ions, there were no catastrophic failures indicative of SEB for the devices tested. The testing amounted to 1x10<sup>7</sup>ions/cm<sup>2</sup> at 86MeV·cm<sup>2</sup>/mg(Si) distributed over four parts.

intersil

## 4. Appendix A

Dead-Bug View of EPC2924 (from EPC2024 datasheet) and Connection for SEB testing.


Gate, Source, and Substrate



intersil

**Die Outline** 

Solder Bar View



	Micrometers						
DIM	MIN	Nominal	МАХ				
А	6020	6050	6080				
В	2270	2300	2330				
с	2047	2050	2053				
d	717	720	723				
е	210	225	240				
f	195	200	205				
g	400	400	400				

Pad no. 1 is Gate Pads 2, 5, 6, 9, 10, 13, 14, 17, 18, 21, 22, 25, 26, 29 are Source Pads 3, 4, 7, 8, 11, 12, 15, 16, 19, 20, 23, 24, 27, 28 are Drain Pad 30 is Substrate

# 5. Revision History

Rev.	Date	Description			
1.02	Mar 28, 2024	Clarified that LETs were calculated using a silicon target substrate.			
1.01	Nov 28, 2022	Applied new template. Added ISL73020SEH information.			
1.00	May 14, 2019	Initial release			

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.